View ADNS-3550_1174044.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ADNB-3552
Low Power LED Integrated Slim Mouse Sensor
Data Sheet
Description
The ADNB-3552 LED mouse bundle is a small form factor (SFF) LED illuminated navigation system. The bundle consists of an integrated chip-on-board (COB) LED mouse sensor ADNS-3550 and a SFF lens ADNS3150-001. The ADNS-3550 is a low-power optical navigation sensor. It has a new, low-power architecture and automatic power management modes, making it ideal for batteryand power-sensitive applications such as cordless input devices. The ADNS-3550 is capable of high-speed motion detection -- up to 20 ips and 8 G. In addition, it has an onchip oscillator and integrated LED to minimize external components. The ADNS-3550, along with the ADNS-3150-001 lens, form a complete and compact mouse tracking system. There are no moving parts which means high reliability and less maintenance for the end user. In addition, precision optical alignment is not required, facilitating high volume assembly. The bundle sensor is programmed via registers through a four-wire serial port. It is packaged in a 16 I/O surface mountable package.
Features
* * * * * * * * * * * * * Low power architecture Small form factor Surface mount technology (SMT) device Self-adjusting power-saving modes for longest battery life High speed motion detection up to 20 ips and 8 G Self-adjusting frame rate for optimum performance Motion detect pin output Internal oscillator -- no clock input needed Selectable 500 and 1000 cpi resolution Wide operating voltage: 2.7 V - 3.6 V nominal Four wire serial port Minimal number of passive components Integrated chip-on-board LED
Applications
* * * * Optical mice Optical trackballs Integrated input devices Battery-powered input device
Theory of Operation
The ADNS-3550 is based on Optical Navigation Technology, which measures changes in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement. The ADNS-3550 contains an Image Acquisition System (IAS), a Digital Signal Processor (DSP), and a four wire serial port. The IAS acquires microscopic surface images via the lens and illumination system. These images are processed by the DSP to determine the direction and distance of motion. The DSP calculates the Dx and Dy relative displacement values. An external microcontroller reads the Dx and Dy information from the sensor serial port. The microcontroller then translates the data into PS2, USB, or RF signals before sending them to the host PC or game console. Bundle Part Part Number Number ADNB-3552 ADNS-3550 ANDS-3150-001 Description Integrated sensor Small form factor lens
Pinout of ADNS-3550 Optical Mouse Sensor
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Name MISO SCLK MOSI MOTION XY_LED LED_GND SHTDWN LED (+) LED (-) AVDD GND GND AGND VDD GND NCS Description Serial Data Output (Master In/Slave Out) Serial Clock Input Serial Data Input (Master Out/Slave In) Motion Detect (Active Low Output) LED Control Ground for LED Current Shutdown (Active High Input) LED Positive Terminal LED Negative Terminal Analog Supply Voltage Ground Ground Analog Ground Supply Voltage Ground Chip Select (Active Low Input)
LED (-) 9 AVDD 10 GND 11 GND 12 AGND 13 VDD 14 GND 15 NCS 16
8 LED (+) 7 SHTDWN 6 LED-GND 5 XY-LED 4 MOTION 3 MOSI 2 SCLK 1 MISO
LED (+) 8 SHTDWN 7 LED-GND 6 XY-LED 5 MOTION 4 MOSI 3 SCLK 2 MISO 1
9 LED (-) 10 AVDD 11 GND 12 GND 13 AGND 14 VDD 15 GND 16 NCS
Figure 1a. Package outline drawing (top view)
Figure 1b. Package outline drawing (bottom view)
2
12.90 0.20 (0.508 0.008) 1.00 1.60 (0.039) (0.063)
PAD #1
6.25 (0.246) 12.50 0.20 C (0.492 0.008) L 0.80 (0.031) 11.30 (0.445)
16X 0.50 PTH (0.020) 0.50 (0.020) NOTES: 1. DIMENSIONS IN MILLIMETERS (INCHES). 2. COPLANARITY OF PADS: 0.1 mm 3. CUMULATIVE PITCH TOLERANCE: 0.15 mm 4. PAD PITCH TOLERANCE: 0.1 mm 5. MAXIMUM FLASH: + 0.2 mm 6. DIMENSIONAL TOLERANCE (UNLESS OTHERWISE STATED): 0.15 mm
1.19 (0.047)
PROTECTIVE KAPTON TAPE
0.80 (0.031)
1.00 (0.039)
GUIDE HOLE B OPTICAL CENTER 5.65 (0.222) C L GUIDE HOLE A 3.41 (0.134) 5.89 (0.232) 10.35 (0.408) 0.85 (0.033) 9.50 (0.374) PAD #1 2.80 (0.110) 5.60 (0.220)
Figure 2. Package outline drawing
Caution: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. 3
Overview of Optical Mouse Sensor Assembly
Avago Technologies provides an IGES file drawing describing the base plate molding features for lens and PCB alignment. The components interlock as they are mounted onto defined features on the base plate.
0.53 (0.21) 1.60 (x 14) (0.063) 12.55 (0.494) 5.89 (0.232) 0 1.35 (0.053) 0.53 (0.21)
The ADNS-3550 sensor is designed for surface mounting on a PCB, looking down. There is an aperture stop and features on the package that align to the lens. The ADNS-3150-001 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. Features on the lens align it to the sensor and base plate.
PAD #1 0.45 (0.18) OPTICAL CENTER 0 0.75 (0.030) 0.45 (0.18)
5.65 (0.222) RECTANGULAR CUTOUT
10.55 (0.415)
11.30 (0.445)
Figure 3. Recommended customer PCB PADOUT and spacing
CUSTOMER PCB
ADNS-3550
Figure 3. Recommended customer's PCB PADOUT and spacing
ADNS-3150-001 MOUSE BOTTOM COVER
Figure 4a. 2D assembly drawing of ADNB-3552 (mounted on the bottom side of customer PCB)
ADNS-3550
CUSTOMER PCB
ADNS-3150-001
MOUSE BOTTOM COVER
Figure 4b. 2D assembly drawing of ADNB-3552 (mounted on the top side of customer PCB)
4
ADNS-3550
ADNS-3150-001
CUSTOMERSUPPLIED BASE PLATE
Figure 5a. Exploded top view
ADNS-3550
ADNS-3150-001
CUSTOMERSUPPLIED BASE PLATE
Figure 5b. Exploded bottom view
5
PCB Assembly Considerations
1. Surface mount the sensor and all other electrical components into PCB. 2. Reflow the entire assembly in a no-wash solder process. 3. Place the lens onto the base plate. Care must be taken to avoid contaminating or staining the lens. 4. Remove the protective kapton tape from optical aperture of the sensor and LED. Care must be taken to keep contaminants from entering the aperture. Recommend not to place the PCB facing up during the entire mouse assembly process. Recommend to hold the PCB first vertically for the kapton removal process. 5. Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The lens piece has alignment posts which will mate with the alignment holes on the sensor aperture. 6. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
7. Install mouse top case. There MUST be a feature in the top case to press down onto the sensor to ensure the sensor and lens components are interlocked to the correct vertical height.
Design Considerations for Improved ESD Performance
For improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. Assumption: base plate construction as per the Avago Technologies supplied IGES file and ADNS3150-001 lens. Typical Distance Creepage Clearance Millimeters 0.6 2.76
Note that the lens material is polycarbonate and therefore, cyanoacrylate-based adhesives or other adhesives that may damage the lens should NOT be used.
BOTTOM OF PCB TO BOTTOM MATING SURFACE OF LENS 2.28 (0.09)
SENSOR CUSTOMER'S PCB
CUSTOMER'S BASE PLATE
3.25 BOTTOM OF PCB TO NAVIGATION SURFACE (0.13)
2.50 DIE TO NAVIGATION (0.10) SURFACE
0.29 LENS (0.01) BOTTOM OF LENS TO NAVIGATION SURFACE
NAVIGATION SURFACE
0.97 (0.04) BOTTOM MATING SURFACE OF LENS TO NAVIGATION SURFACE
Figure 6a. Sectional view of PCB assembly (bottom mount)
TOP OF PCB TO BOTTOM MATING SURFACE OF LENS 1.78 (0.07) CUSTOMER'S PCB SENSOR
CUSTOMER'S BASE PLATE
2.75 TOP OF PCB TO NAVIGATION SURFACE (0.11)
2.50 DIE TO NAVIGATION (0.10) SURFACE
0.29 LENS (0.01) BOTTOM OF LENS TO NAVIGATION SURFACE
NAVIGATION SURFACE
0.97 (0.04) BOTTOM MATING SURFACE OF LENS TO NAVIGATION SURFACE
Figure 6b. Sectional view of PCB assembly (top mount)
6
7
Figure 7. Schematic diagram for interface between ADNS-3550 and microcontroller
Note: The supply and ground paths should be laid out using a star topology.
Regulatory Requirements
* Passes FCC B and worldwide analogous emission limits when assembled into a mouse with shielded cable and following Avago Technologies recommendations. * Passes IEC-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following Avago Technologies recommendations. * Passes EN61000-4-4/IEC801-4 EFT tests when assembled into a mouse with shielded cable and following Avago Technologies recommendations. * UL flammability level UL94 V-0.
Absolute Maximum Ratings
Parameter Storage Temperature Lead Solder Temperature Supply Voltage ESD (Sensor Only) Input Voltage Latchup Current VIN Iout -0.5 VDD -0.5 Symbol TS Minimum -40 Maximum 85 260 3.7 2 VDD + 0.5 20 Units C C V kV V mA All pins, human body model MIL 883 Method 3015 All pins All pins For 10 seconds, 1.6 mm below seating plane Notes
Recommended Operating Conditions
Parameter Operating Temperature Power Supply Voltage Power Supply Rise Time Supply Noise (Sinusoidal) Distance from Lens Reference Plane to Surface Speed Acceleration Symbol TA VDD VRT VNA Z S A -0.1 0.97 Minimum Typical Maximum Units 0 2.7 0.001 40 3.6 100 100 1 +0.1 20 8 C volts ms mVp-p MHz mm in/sec G Including noise 0 to 2.8 V 10 kHz - 50 MHz Active drive, 50% duty cycle Result in 0.1 mm DOF Notes
Serial Port Clock Frequency fSCLK
8
CUSTOMER'S PCB
SENSOR
0.97 (0.04)
LENS
NAVIGATION SURFACE
Figure 8a. Distance from lens reference plane to surface (bottom mount)
CUSTOMER'S PCB
SENSOR
0.97 (0.04)
LENS NAVIGATION SURFACE
Figure 8b. Distance from lens reference plane to surface (top mount)
9
AC Electrical Specifications
Parameter Motion Delay After Reset
Electrical Characteristics over recommended operating conditions. Typical values at 25C, VDD3 = 2.85 V.
Symbol tMOT-RST Min. Typical Max. 23 Units ms Notes From POWER_UP_RESET register write to valid motion, assuming motion is present From SHTDWN pin active to low current From SHTDWN pin inactive to valid motion. Notes: A RESET must be asserted after a shutdown. Refer to section "Notes on Shutdown and Forced Rest," also note tMOT-RST From RESTEN bits set to low current From RESTEN bits cleared to valid motion CL = 100 pF CL = 100 pF From SCLK falling edge to MISO data valid, no load conditions Data held until next falling SCLK edge Amount of time data is valid after SCLK rising edge From data valid to SCLK rising edge From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the address byte of the next command From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read Minimum NCS inactive time after motion burst before next SPI usage From NCS falling edge to first SCLK rising edge From last SCLK rising edge to NCS rising edge, for valid MISO data transfer From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer From NCS rising edge to MISO high-Z state CL = 100 pF CL = 100 pF Max supply current during a VDD ramp from 0 to 2.8 V
Shutdown Wake from Shutdown
tSHTDWN tWAKEUP
50 1
ms s
Forced Rest Enable Wake from Forced Rest MISO Rise Time MISO Fall Time MISO Delay After SCLK MISO Hold Time MOSI Hold Time MOSI Setup Time SPI Time Between Write Commands SPI Time Between Write and Read Commands
tREST-EN tREST-DIS tr-MISO tf-MISO tDLY-MISO thold-MISO thold-MOSI tsetup-MOSI tSWW 0.5 200 120 30 150 150
1 1 300 300 120 1/fSCLK
s s ns ns ns s ns ns s
tSWR
20
s
SPI Time Between Read and tSRW tSRR Subsequent Commands
500
ns
SPI Read Address-Data Delay NCS Inactive After Motion Burst NCS to SCLK Active SCLK to NCS Inactive (for Read Operation) SCLK to NCS Inactive (for Write Operation) NCS to MISO High-Z MOTION Rise Time MOTION Fall Time SHTDWN Pulse Width Transient Supply Current
tSRAD
4
s
tBEXIT tNCS-SCLK tSCLK-NCS tSCLK-NCS tNCS-MISO tr-MOTION tf-MOTION tP-SHTDWN IDDT
500 120 120 20 500 150 150 1 45 300 300
ns ns ns s ns ns ns s mA
10
DC Electrical Specifications
Parameter DC Supply Current in Various Modes Peak Supply Current Shutdown Supply Current Input Low Voltage Input High Voltage Input Hysteresis Input Leakage Current Output Low Voltage
Electrical Characteristics over recommended operating conditions. Typical values at 25C, VDD = 2.85 V. Symbol IDD_RUN IDD_REST1 IDD_REST2 IDD_REST3 Min. Typical 3.6 0.6 0.15 0.04 Max. 10 1.8 0.40 0.15 40 12 0.5 VDD - 0.6 100 1 10 0.7 VDD - 0.7 10 Units mA Notes Average current, including LED current. No load on MISO, MOTION Peak current in 100 kHz bandwidth, including LED current SCLK, MOSI and NCS must be within 300 mV of GND or VDD. SHTDWN must be within 300 mV of VDD SCLK, MOSI, NCS, SHTDWN SCLK, MOSI, NCS, SHTDWN SCLK, MOSI, NCS, SHTDWN Vin = VDD - 0.6 V, SCLK, MOSI, NCS, SHTDWN Iout = 1 mA, MISO, MOTION Iout = -1 mA, MISO, MOTION MOSI, NCS, SCLK, SHTDWN
mA A V V mV A V V pF
IDDSHTDWN VIL VIH VI_HYS Ileak VOL
1
Output High Voltage VOH Input Capacitance Cin
ADNS-3550 RESOLUTION 700 600 RESOLUTION (CPI) 500 400 300 200 100 0
WHITE PAPER MANILA WHITE FORMICA BLACK COPY WHITE PINE
0.77 0.87 0.97 1.07 1.17 1.27 1.37 1.47 1.57 1.67 1.77 1.87 1.97 Z-HEIGHT (mm)
Figure 9. Mean resolution vs. Z
TYPICAL PATH DEVIATION
LARGEST SINGLE PERPENDICULAR DEVIATION FROM A STRAIGHT LINE AT 45 DEGREES PATH LENGTH = 4 INCHES; SPEED = 6 ips; RESOLUTION = 1000 cpi
90 70 MAXIMUM DISTANCE (MOUSE COUNT) 50 30 10 -10 WHITE PAPER MANILA WHITE FORMICA WHITE PINE BLACK COPY
0.77 0.87 0.97 1.07 1.17 1.27 1.37 1.47 1.57 1.67 1.77 1.87 1.97 DISTANCE FROM LENS REFERENCE PLANE TO NAVIGATION SURFACE (mm)
Figure 10. Typical path deviation vs. Z distance (mm) Relationship of mouse count to distance = m (mouse count)/n (cpi). E.g.: Deviation of 7 mouse count = 7/1000 = 0.007 inch, where m = 7, n = 1000.
11
Power Management Modes
The ADNS-3550 has three power-saving modes. Each mode has a different motion detection period, affecting response time to mouse motion (Response Time). The sensor automatically changes to the appropriate mode, depending on the time since the last reported motion (Downshift Time). The parameters of each mode are shown in the following table. Response Time (Nominal) 16.5 ms 82 ms 410 ms Downshift Time (Nominal) 237 ms 8.4 s 504 s
The lines that comprise the SPI port: SCLK: Clock input. It is always generated by the master (the microcontroller). MOSI: Input data. (Master Out/Slave In). MISO: Output data. (Master In/Slave Out). NCS: Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.
Mode Rest 1 Rest 2 Rest 3
Chip Select Operation
The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burstmode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.
Motion Pin Timing
The motion pin is a level-sensitive output that signals the microcontroller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is data in the Delta_X or Delta_Y registers. Clearing the motion bit (by reading Delta_Y and Delta_X, or writing to the Motion register) will put the motion pin high.
LED Mode
For power savings, the LED will not be continuously on. ADNS-3550 will flash the LED only when needed.
Write Operation
Write operation, defined as data going from the microcontroller to the ADNS-3550, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address (seven bits) and has a "1" as its MSB to indicate data direction. The second byte contains the data. The ADNS-3550 reads MOSI on rising edges of SCLK.
Synchronous Serial Port
The synchronous serial port is used to set and read parameters in the ADNS-3550, and to read out the motion information. The port is a four wire serial port. The host microcontroller always initiates communication; the ADNS-3550 never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a microcontroller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tristated.
12
NCS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1 2
SCLK MOSI 1 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 1 A6
MISO
MOSI DRIVEN BY MICRO-CONTROLLER
Figure 11. Write operation
SCLK
MOSI thold, MOSI tsetup, MOSI
Figure 12. MOSI setup and hold time
Read Operation
A read operation, defined as data going from the ADNS3550 to the microcontroller, is always initiated by the microcontroller and consists of two bytes. The first byte contains the address, is sent by the microcontroller over
NCS SCLK CYCLE # SCLK MOSI 1 A6 A5 A4 A3 A2 A1 A0 1 2 3 4 5 6 7 8 9
MOSI, and has a "0" as its MSB to indicate data direction. The second byte contains the data and is driven by the ADNS-3550 over MISO. The sensor outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.
10
11
12
13
14
15
16
MISO
D7
D6
D5
D4
D3
D2
D1
D0
tSRAD DELAY
Figure 13. Read operation
SCLK tDLY-MISO MISO tHOLD-MISO
D0
Figure 14. MISO delay and hold time NOTE: The 0.5/fSCLK minimum high state of SCLK is also the minimum MISO data hold time of the ADNS-3550. Since the falling edge of SCLK is actually the start of the next read or write command, the ADNS3550 will hold the state of data on MISO until the falling edge of SCLK
13
Required Timing Between Read and Write Commands
There are minimum timing requirements between read and write commands on the serial port.
tSWW
SCLK ADDRESS DATA ADDRESS DATA
WRITE OPERATION
WRITE OPERATION
Figure 15. Timing between two write commands
If the rising edge of the SCLK for the last data bit of the second write command occurs before the required delay (tSWW), then the first write command may not complete correctly.
tSWR
***
SCLK ADDRESS DATA ADDRESS
***
WRITE OPERATION
NEXT READ OPERATION
Figure 16. Timing between write and read commands
If the rising edge of SCLK for the last address bit of the read command occurs before the required delay (tSWR), the write command may not complete correctly.
tSRAD
tSRW & tSRR
***
SCLK ADDRESS READ OPERATION DATA ADDRESS
***
NEXT READ or WRITE OPERATION
Figure 17. Timing between read and either write or subsequent read commands
During a read operation SCLK should be delayed at least tSRAD after the last address data bit to ensure that the ADNS-3550 has time to prepare the requested data. The falling edge of SCLK for the first address bit of either the read or write command must be at least tSRR or tSRW after the last SCLK rising edge of the last data bit of the previous read operation. 14
Burst Mode Operation
Burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. The speed improvement is achieved by continuous data clocking from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes. Burst mode is activated by reading the Motion_Burst register. The ADNS-3550 will respond with the contents of the Motion, Delta_Y, Delta_X, SQUAL, Shutter_Upper, Shutter_Lower and Maximum_Pixel registers in that
order. The burst transaction can be terminated after the first three bytes of the sequence are read by bringing the NCS pin high. After sending the register address, the microcontroller must wait tSRAD and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data is latched into the output buffer after the last address bit is received. After the burst transmission is complete, the microcontroller must raise the NCS line for at least tBEXIT to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.
tSRAD
***
SCLK MOTION_BURST REGISTER ADDRESS READ FIRST BYTE
***
FIRST READ OPERATION
READ SECOND BYTE
READ THIRD BYTE
Figure 18. Motion burst timing
Notes on Power-Up
The ADNS-3550 does not perform an internal power up self-reset; the POWER_UP_RESET register must be written every time power is applied. The appropriate sequence is as follows: 1. Apply power 2. Drive NCS high, then low to reset the SPI port 3. Write 0x5a to register 0x3a
4. Read from registers 0x02, 0x03 and 0x04 (or read these same three bytes from burst motion register 0x42) one time regardless the state of the motion pin. During power-up there will be a period of time after the power supply is high but before any clocks are available. The table below shows the state of the various pins during power-up and reset.
State of Signal Pins After VDD is Valid Pin NCS MISO SCLK MOSI XY_LED MOTION SHTDWN On Power-Up Functional Undefined Ignored Ignored Undefined Undefined Must Be Low NCS High Before Reset High Undefined Ignored Ignored Undefined Undefined Must Be Low NCS Low Before Reset Low Functional Functional Functional Undefined Undefined Must Be Low After Reset Functional Depends on NCS Depends on NCS Depends on NCS Functional Functional Functional
15
Notes on Shutdown and Forced Rest
The ADNS-3550 can be set in Rest mode through the Configuration_Bits register (0x11). This is to allow for further power savings in applications where the sensor does not need to operate all the time. The ADNS-3550 can be set in Shutdown mode by asserting the SHTDWN pin. For proper operation, SHTDWN pulse width must be at least tSHTDWN. Shorter pulse widths may cause the chip to enter an undefined state. In addition, the SPI port should not be accessed when SHTDWN is asserted. (Other ICs on the same SPI bus can be accessed, as long as the sensor's NCS pin is not asserted.) The table below shows the state of various pins during shutdown. After deasserting SHTDWN, a full reset must be initiated. Wait tWAKEUP before accessing the SPI port, then write 0x5A to the POWER_UP_RESET register. Any register settings must then be reloaded.
Pin NCS MISO SCLK MOSI XY_LED MOTION
SHTDWN active Functional* Undefined Undefined Undefined Low Current Undefined
*NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It can be in either state if the sensor is the only device in addition to the microcontroller. Note: There are long wakeup times from shutdown and forced Rest. These features should not be used for power management during normal mouse motion.
Registers
The ADNS-3550 registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration. Address 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12-0x2d 0x2e 0x2f-0x38 0x3a 0x3b-0x3d 0x3e 0x3f 0x42 16 Register Product_ID Revision_ID Motion Delta_Y Delta_X SQUAL Shutter_Upper Shutter_Lower Maximum_Pixel Pixel_Sum Minimum_Pixel Pixel_Grab CRC0 CRC1 CRC2 CRC3 Self_Test Configuration_Bits Reserved Observation Reserved POWER_UP_RESET Reserved Inverse_Revision_ID Inverse_Product_ID Motion_Burst Read/Write R R R/W R R R R R R R R R/W R R R R W R/W R/W W R R R 0xFD 0xF2 Any Default Value 0x0D 0x02 0x00 Any Any Any Any Any Any Any Any Any Any Any Any Any 0x03 Any
Product_ID Access: Read
Address: 0x00 Reset Value: 0x0D Bit Field 7 PID7 6 PID6 5 PID5 4 PID4 3 PID3 2 PID2 1 PID1 0 PID0
Data Type:
8-bit unsigned integer
USAGE: This register contains a unique identification assigned to the ADNS-3550. The value in this register does not change; it can be used to verify that the serial communications link is functional.
Revision_ID Access: Read
Address: 0x01 Reset Value: 0x02 Bit Field 7 RID7 6 RID6 5 RID5 4 RID4 3 RID3 2 RID2 1 RID1 0 RID0
Data Type:
8-bit unsigned integer
USAGE: This register contains the IC revision. It is subject to change when new IC versions are released.
Motion Access: Read/Write Bit Field Data Type: Bit field
Address: 0x02 Reset Value: 0x00 7 MOT 6 PIXRDY 5 PIXFIRST 4 OVF 3 2 1 Reserved 0 Reserved
Reserved Reserved
USAGE: Register 0x02 allows the user to determine if motion has occurred since the last time it was read. If the MOT bit is set, then the user should read registers 0x03 and 0x04 to get the accumulated motion. Read this register before reading the Delta_Y and Delta_X registers. Writing anything to this register clears the MOT and OVF bits, Delta_Y and Delta_X registers. The written data byte is not saved. Internal buffers can accumulate more than eight bits of motion for X or Y. If either one of the internal buffers overflows, then absolute path data is lost and the OVF bit is set. This bit is cleared once some motion has been read from the Delta_X and Delta_Y registers, and if the 17
buffers are not at full scale. Since more data is present in the buffers, the cycle of reading the Motion, Delta_X and Delta_Y registers should be repeated until the motion bit (MOT) is cleared. Until MOT is cleared, either the Delta_X or Delta_Y registers will read either positive or negative full scale. If the motion register has not been read for long time, at 500 cpi it may take up to 16 read cycles to clear the buffers, at 1000 cpi, up to 32 cycles. To clear an overflow, write anything to this register. The PIXRDY bit will be set whenever a valid pixel data byte is available in the Pixel_Dump register. Check that this bit is set before reading from Pixel_Dump. To ensure that the Pixel_Grab pointer has been reset to pixel 0,0 on the initial write to Pixel_Grab, check to see if PIXFIRST is set to high.
Field Name MOT
Description Motion since last report 0 = No motion 1 = Motion occurred, data ready for reading in Delta_X and Delta_Y registers Pixel Dump data byte is available in Pixel_Dump register 0 = data not available 1 = data available This bit is set when the Pixel_Grab register is written to or when the complete pixel array has been read, initiating an increment to pixel 0,0. 0 = Pixel_Grab data not from pixel 0,0 1 = Pixel_Grab data is from pixel 0,0 Motion overflow, _Y and/or _X buffer has overflowed since last report 0 = no overflow 1 = Overflow has occurred
PIXRDY
PIXFIRST
OVF
Delta_Y Access: Read
Address: 0x03 Reset Value: Undefined Bit 7 X7 6 X6 5 X5 4 X4 3 X3 2 X2 1 X1 0 X0
Field
Data Type: Eight bit 2's complement number USAGE: Y movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.
MOTION -128 -127 -2 -1 0 +1 +2 +126 +127
DELTA_Y
80
81
FE
FF
00
01
02
7E
7F
NOTE: Avago Technologies RECOMMENDS that registers 0x03 and 0x04 be read sequentially.
18
Delta_X Access: Read
Address: 0x04 Reset Value: Undefined Bit 7 Y7 6 Y6 5 Y5 4 Y4 3 Y3 2 Y2 1 Y1 0 Y0
Field
Data Type: Eight bit 2's complement number USAGE: X movement is counts since last report. Absolute value is determined by resolution. Reading clears the register.
MOTION -128 -127 -2 -1 0 +1 +2 +126 +127
DELTA_X
80
81
FE
FF
00
01
02
7E
7F
NOTE: Avago Technologies RECOMMENDS that registers 0x03 and 0x04 be read sequentially.
SQUAL Access: Read Bit Field
Address: 0x05 Reset Value: Undefined 7 SQ7 6 SQ6 5 SQ5 4 SQ4 3 SQ3 2 SQ2 1 SQ1 0 SQ0
Data Type: Upper 8 bits of a 9-bit unsigned integer USAGE: SQUAL (Surface Quality) is a measure of the number of valid features visible by the sensor in the current frame. The maximum SQUAL register value is 167. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected.
19
Shutter_Upper Access: Read Bit Field Shutter_Lower Access: Read Bit Field 7 S7 7
Address: 0x06 Reset Value: Undefined 6 S14 5 S13 4 S12 3 S11 2 S10 1 S9 0 S8 S15
Address: 0x07 Reset Value: Undefined 6 S6 5 S5 4 S4 3 S3 2 S2 1 S1 0 S0
Data Type: Sixteen bit unsigned integer USAGE: Units are clock cycles. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. The shutter value is automatically adjusted.
Maximum_Pixel Access: Read Bit Field 7 MP7
Address: 0x08 Reset Value: Undefined 6 MP6 5 MP5 4 MP4 3 MP3 2 MP2 1 MP1 0 MP0
Data Type: Eight-bit number USAGE: Maximum Pixel value in current frame. Minimum value = 0, maximum value = 254. The maximum pixel value can vary with every frame.
20
Pixel_Sum Access: Read
Address: 0x09 Reset Value: Undefined Bit Field 7 AP7 6 AP6 5 AP5 4 AP4 3 AP3 2 AP2 1 AP1 0 AP0
Data Type: High 8 bits of an unsigned 17-bit integer USAGE: This register is used to find the average pixel value. It reports the seven bits of a 16-bit counter, which sums all pixels in the current frame. It may be described as the full sum divided by 512. To find the average pixel value, use the following formula: Average Pixel = Register Value * 128/121 = Register Value * 1.06 The maximum register value is 240. The minimum is 0. The pixel sum value can change on every frame.
Minimum_Pixel Access: Read Bit Field Data Type: 7 MP7
Address: 0x0a Reset Value: Undefined 6 MP6 5 MP5 4 MP4 3 MP3 2 MP2 1 MP1 0 MP0
Eight-bit number
USAGE: Minimum Pixel value in current frame. Minimum value = 0, maximum value = 254. The minimum pixel value can vary with every frame.
Pixel_Grab Access: Read/Write Bit Field Data Type: 7 PD7
Address: 0x0b Reset Value: Undefined 6 PD6 5 PD5 4 PD4 3 PD3 2 PD2 1 PD1 0 PD0
Eight-bit word to the next pixel. Reading may continue indefinitely; once a complete frame's worth of pixels has been read, PIXFIRST will be set to high to indicate the start of the first pixel and the address pointer will start at the beginning location again.
USAGE: For test purposes, the sensor will read out the contents of the pixel array, one pixel per frame. To start a pixel grab, write anything to this register to reset the pointer to pixel 0,0. Then read the PIXRDY bit in the Motion register. When the PIXRDY bit is set, there is valid data in this register to read out. After the data in this register is read, the pointer will automatically increment
21
(Pixel Array Map Looking Through the ADNS-3150-001 Lens)
462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483
461 460 459 458 457 456 455 454 453 452 451 450 449 448 447 446 445 444 443 442 441 440
439 438 437 436 435 434 433 432 431 430 429 428 427 426 425 424 423 422 421 420 419 418
417 416 415 414 413 412 411 410 409 408 407 406 405 404 403 402 401 400 399 398 397 396
395 394 393 392 391 390 389 388 387 386 385 384 383 382 381 380 379 378 377 376 375 374
373 372 371 370 369 368 367 366 365 364 363 362 361 360 359 358 357 356 355 354 353 352
351 350 349 348 347 346 345 344 343 342 341 340 339 338 337 336 335 334 333 332 331 330
329 328 327 326 325 324 323 322 321 320 319 318 317 316 315 314 313 312 311 310 309 308
307 306 305 304 303 302 301 300 299 298 297 296 295 294 293 292 291 290 289 288 287 286
285 284 283 282 281 280 279 278 277 276 275 274 273 272 271 270 269 268 267 266 265 264
263 262 261 260 259 258 257 256 255 254 253 252 251 250 249 248 247 246 245 244 243 242
241 240 239 238 237 236 235 234 233 232 231 230 229 228 227 226 225 224 223 222 221 220
219 218 217 216 215 214 213 212 211 210 209 208 207 206 205 204 203 202 201 200 199 198
197 196 195 194 193 192 191 190 189 188 187 186 185 184 183 182 181 180 179 178 177 176
175 174 173 172 171 170 169 168 167 166 165 164 163 162 161 160 159 158 157 156 155 154
153 152 151 150 149 148 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 132
131 130 129 128 127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110
109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88
87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66
65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44
43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BOTTOM VIEW OF MOUSE
TOP VIEW OF MOUSE
LB
RB
HOLE AT MOUSE BOTTOM COVER FOR LENS
POSITIVE Y
POSITIVE X
Figure 19. Surface image pixel address map
CRC0 Access: Read
Address: 0x0c Reset Value: Undefined Bit Field 7 CRC07 6 CRC06 5 CRC05 4 CRC04 3 CRC03 2 CRC02 1 CRC01 0 CRC00
Data Type:
Eight-bit number
USAGE: Register 0x0c reports the first byte of the system self test results. Value = 0xAF. See Self Test register 0x10.
CRC1 Access: Read
Address: 0x0d Reset Value: Undefined Bit Field 7 CRC17 6 CRC16 5 CRC15 4 CRC14 3 CRC13 2 CRC12 1 CRC11 0 CRC10
Data Type:
Eight-bit number
USAGE: Register 0x0c reports the second byte of the system self test results. Value = 0x4E. See Self Test register 0x10.
22
CRC2 Access: Read
Address: 0x0e Reset Value: Undefined Bit Field 7 CRC27 6 CRC26 5 CRC25 4 CRC24 3 CRC23 2 CRC22 1 CRC21 0 CRC20
Data Type:
Eight-bit number
USAGE: Register 0x0e reports the third byte of the system self test results. Value = 0x31. See Self Test register 0x10.
CRC3 Access: Read
Address: 0x0f Reset Value: Undefined Bit Field 7 CRC37 6 CRC36 5 CRC35 4 CRC34 3 CRC33 2 CRC32 1 CRC31 0 CRC30
Data Type:
Eight-bit number
USAGE: Register 0x0f reports the fourth byte of the system self test results. Value = 0x22. See Self Test register 0x10.
Self_Test Access: Write Bit Field Data Type:
Address: 0x10 Reset Value: NA 7 6 5 4 3 2 1 0 TESTEN Reserved Reserved Reserved Reserved Reserved Reserved Reserved
Bit field
USAGE: Set the TESTEN bit in register 0x10 to start the system self-test. The test takes 250 ms. During this time, do not write or read through the SPI port. Results are available in the CRC0-3 registers. After self-test, reset the chip to start normal operation. Field Name TESTEN Description Enable System Self Test 0 = Disabled 1 = Enable
23
Configuration_bits Access: Read/Write Bit Field Data Type: Bit field 7 RES
Address: 0x11 Reset Value: 0x03 6 Reserved 5 RESTEN
1
4 RESTEN
0
3
2
1
0
Reserved Reserved Reserved Reserved
USAGE: Register 0x11 allows the user to change the configuration of the sensor. Setting the RESTEN bit forces the sensor into Rest mode, as described in the power modes section above. The RES bit allows selection between 500 and 1000 cpi resolution. Note: Forced Rest has a long wakeup time and should not be used for power management during normal mouse motion. Field Name RESTEN1-0 Description Puts chip into Rest mode 00 = normal operation 01 = force Rest1 10 = force Rest2 11 = force Rest3 Sets resolution 0 = 500 1 = 1000
RES
Reserved
Address: 0x12-0x2d
24
Observation Access: Read/Write Bit Field Data Type: 7
Address: 0x2e Reset Value: Undefined 6 MODE0 5 4 3 OBS3 2 OBS2 1 OBS1 0 OBS0 MODE1 Reserved Reserved
Bit field
USAGE: Register 0x2e provides bits that are set every frame. It can be used during EFTB testing to check that the chip is running correctly. Writing anything to this register will clear the bits. Field Name MODE1-0 Description Mode Status: Reports which mode the sensor is in. 00 = Run 01 = Rest1 10 = Rest2 11 = Rest3 Set every frame
OBS3-0
Reserved
Address: 0x2f-0x39
POWER_UP_RESET Access: Write Bit Field Data Type: 7
Address: 0x3a Reset Value: Undefined 6 RST6 5 RST5 4 RST4 3 RST3 2 RST2 1 RST1 0 RST0 RST7
8-bit integer
USAGE: Write 0x5A to this register to reset the chip. All settings will revert to default values.
25
Inverse_Revision_ID Access: Read Bit Field Data Type: 7
Address: 0x3e Reset Value: 0xFD 6 NRID6 5 NRID5 4 NRID4 3 NRID3 2 NRID2 1 NRID1 0 NRID0
NRID7
Inverse 8-bit unsigned integer
USAGE: This value is the inverse of the Revision_ID. It can be used to test the SPI port.
Inverse_Product_ID Access: Read Bit Field Data Type: 7
Address: 0x3f Reset Value: 0xF2 6 NPID6 5 NPID5 4 NPID4 3 NPID3 2 NPID2 1 NPID1 0 NPID0
NPID7
Inverse 8-bit unsigned integer
USAGE: This value is the inverse of the Product_ID. It can be used to test the SPI port.
Motion_Burst Access: Read Bit Field Data Type: Various 7 MB7
Address: 0x42 Reset Value: Any 6 MB6 5 MB5 4 MB4 3 MB3 2 MB2 1 MB1 0 MB0
USAGE: Read from this register to activate burst mode. The sensor will return the data in the Motion register, Delta_Y, Delta_X, Squal, Shutter_Upper, Shutter_Lower, and Maximum_Pixel. A minimum of 3 bytes should be read during a burst read. Reading the first 3 bytes clears the motion data.
26
ADNS-3150-001
Small Form Factor Lens
Description
The ADNS-3150-001 small form factor (SFF) lens is designed for use with Avago Technologies ADNS-3550 integrated COB sensor. Together with the LED, the ADNS3150-001 SFF lens provide the direct illumination and optical imaging necessary for proper operation of the sensor. ADNS-3150-001 SFF lens is a precision molded optical component and should be handled with care to avoid scratching of the optical surfaces.
12.90 (0.508) 1.66 (0.065) 1.70 (0.067)
1.50 (0.059) 4X R 0.50 (0.020)
4.35 (0.171) 1.90 (0.075)
9.00 (0.354)
A
A (0.220)
5.60
C L
3.00 (0.118)
GATE (MAX. 0.2 mm PROTRUDE) EITHER SIDE
3.37 (0.133)
0.89 0.15 (0.035 0.006) 9.50 (0.374) 4.46 (0.176)
5.80 (0.228)
1.28 (0.050)
0.62 (0.024)
0.13 (0.005)
ILLUMINATION LENS SURFACE 3 0.62 (0.024) ILLUMINATION LENS SURFACE 1
IMAGING LENS SURFACE 2 IMAGING LENS SURFACE 1
1.96 (0.077) 0.59 0.15 (0.23 0.006) 0.88 0.15 (0.35 0.006) R 0.20 (0.008)
ILLUMINATION LENS SURFACE 2
SECTION A-A
0.29 (0.011)
NOTES: 1. DIMENSIONS IN MILLIMETERS (INCHES). 2. DIMENSIONAL TOLERANCE: 0.1 mm UNLESS OTHERWISE SPECIFIED. 3. ANGULAR TOLERANCE: 3. 4. MAXIMUM FLASH: +0.2 mm.
Figure 20. ADNS-3150-001 SFF lens outline drawings and details
27
Lens Design Optical Performance Specifications
Symbol Numerical Aperture Magnification Design Wavelength Depth of Field Die Coverage Radius l DOF NA Min.
All specifications are based on the Mechanical Assembly Requirements. Typical 0.1642 -1 639 0.1 0.85 nm mm mm Image circle radius Image at nominal location Max. Units Conditions
*Lens material is polycarbonate. Cyanoacrylate based adhesives should not be used as they will cause lens material deformation.
Mounting Instructions for the ADNS-3150-001 Lens to the Base Plate
An IGES format drawing file with design specifications for mouse base plate features is available. These features are useful in maintaining proper positioning and alignment of the ADNS-3150-001 when used with the Avago Technologies Optical Sensor. This file can be obtained by contacting your local Avago Technologies sales representative.
For product information and a complete list of distributors, please go to our website:
www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright (c) 2007 Avago Technologies Limited. All rights reserved. AV02-0250EN May 17, 2007

▲Up To Search▲

Price & Availability of ADNS-3550

	To Download ADNS-3550 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .